Regviz

Silicon Labs /MGM240L022RNF /DCDC_S /STATUS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as STATUS

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A120F1536GM48/DCDC_NS/STATUS#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (BYPSW)BYPSW 0 (WARM)WARM 0 (RUNNING)RUNNING 0 (VREGIN)VREGIN 0 (BYPCMPOUT)BYPCMPOUT 0 (PFMXMODE)PFMXMODE

Description

DCDC Status Register

Fields

BYPSW

Bypass Switch is currently enabled
WARM

DCDC Warmup Done
RUNNING

DCDC is running
VREGIN

VREGIN comparator status
BYPCMPOUT

Bypass Comparator Output
PFMXMODE

DCDC in PFMX mode

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data